! http://wiki.tcl.tk/1241 set fd7 ;# Results in stdout AND stderr being readable via fd7 文件: tcl exec reads stdout first then stderr - Stack Overflow.zip
the information should read from INSTALL/doc/linking(linking_dumping).pdf the pdf said : The Novas object file for FSDB dumping supports signal dumping in pure Verilog designs with ModelSim. but the otherresources(see below) said VHDL is also supported. http://blog ...
counter to generate desired waveform pulse generation : the only conditions and else reset NOTE: else reset the only conditions not true again. shifter register ram r/w fsm these style. should be familiar