日志
the digital logic design
| |
counter to generate desired waveform
- pulse generation : the only conditions and else reset NOTE: else reset the only conditions not true again.
shifter register
ram r/w
fsm
these style. should be familiar
/1 
eetop公众号
创芯大讲堂
创芯人才网