wr sync to rd clock
the conservative design methodology
NOTE: the steady state must not be received wrong
so mistake only occur when transition happens
according to gray code, one bit 0 to 1 or 1 to 0,
recognize the false one which is the last
so if error only not read, no miss-behavior