asic_wang的个人空间 https://blog.eetop.cn/?828160 [收藏] [复制] [分享] [RSS]

日志

使用port,interface,channel的好处

已有 897 次阅读| 2015-1-9 16:07 |个人分类:Design Verification

Port makes module have a clear boundary to the others;

With interfaces, we can easily plug in different versions of a channel into a model, though the old one and the new one may vary vastly! Yet you can still substitue one for the other without having to worry about the details of modules that use them.
"Designing to intefaces" has been a fundamental method in OO software construction, and is increasingly being applied to system design as well.


点赞

评论 (0 个评论)

facelist

您需要登录后才可以评论 登录 | 注册

  • 0

    周排名
  • 0

    月排名
  • 0

    总排名
  • 0

    关注
  • 11

    粉丝
  • 8

    好友
  • 2

    获赞
  • 0

    评论
  • 923

    访问数
关闭

站长推荐 上一条 /1 下一条


手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-10-13 17:50 , Processed in 0.026986 second(s), 14 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
返回顶部