Z to S transform 从头来，for我们analog designer来说 DPS是可以简化我们做电路的利器 我们需要的DSP相当简单 a. 比如一个连续时间signal A(t) 它经过sample and hold, 成为descrete time (DT) signal 那它就可以用DSP H1(Z) 所得为y1 A(t)--SH----H1(Z)---y1 另一个case是 signal A(t)先透过 H2(S) transfer ...
某天，亲爱的boss说：你要不要搞下一个LTE Frequency synthesizer 我说：好阿，您要哪些band Boss:要全包啊，还有power要省，Area也要省.... 我：............ LTE BAND NUMBER UPLINK (MHZ) DOWNLINK (MHZ) WIDTH OF BAND (MHZ) DUPLEX SPACING (MHZ) BAND GAP (MHZ) 1 1920 - 1980 2110 - 2170 60 190 ...
Knowing NTF is the fund. thing of designing plls. It's a lowpass system. The input is high qulity XO/DCXO/TCXO clock source with very lower noise property. Pll tends to do clock multiplier by a number of N. For ex, Vref=40M, fout=5G, the N=125.
/1 
eetop公众号
创芯大讲堂
创芯人才网
日志
相册
分享
记录