1 ） Verdi 中 compile and dump systemverilog compliant,specify the –sv or –sverilog option in Verdi % Verdi –f run.f –sv 2) if there is a mixture of verilog and systemverilog design files,then compile with: ...
I cannot commit my changes. CVS tells me: cvs commit: sticky tag `someTag' for file `blah.txt' is not a branch What now ? You have previously updated or checked out the file or module in question using a so called "sticky tag" . This happens when you use any of the options found either on ...
/1 
eetop公众号
创芯大讲堂
创芯人才网
日志
相册
分享
记录