“我不大了解DC综合时候的max_transition time的设置。它是个什么量呢？我看了DC的tutorial，里面说的是The transition time of a net is the time required for its driving pin to change logic values. 应该解释为它驱动的pin改变逻辑值所需要的时间吧？那是不是应该理解为输出相对于时钟的延时呢或者只是 ...
One of the most interesting architectural decision in the design project is how to calculate the depth of a FIFO. FIFO is an intermediate logic where the data would be buffered or stored . Smaller FIFO depth can cause overflow scenario and cause a data loss. For worst case scenario, ...
/1 
eetop公众号
创芯大讲堂
创芯人才网
日志
相册
分享
记录