In Verilog, the ‘define macro text can include a backslash ( \ ) at the end of a line to show continuation on the next line. ========================================== A string literal shall be contained in a single line unless the new line is immediately prece ...