severdesigner的个人空间 https://blog.eetop.cn/930240 [收藏] [复制] [分享] [RSS]

空间首页 动态 记录 日志 相册 主题 分享 留言板 个人资料

日志

icc flow

已有 1034 次阅读| 2014-4-10 22:47 |个人分类:数字后端

Preparing the Design
• Setting Up the Libraries
• Reading the Design
• Setting the Working Design
• Annotating the Floorplan Information
• Annotating the Scan Chain Information
• Specifying the Power Intent
• Validating the Design
• Creating Logical Power and Ground Connections
• Setting Up for Power Optimization
• Setting Up for Multicorner-Multimode Analysis and Optimization
• Preparing for Timing Analysis and RC Calculation
• Linking Designs
Placement and Optimization
• Preparing for Placement and Optimization
• Performing Placement and Optimization
• Analyzing Placement and Optimization Results
• Fine-Tuning the Placement and Optimization Results
Clock Tree Optimization
• Prerequisites for Clock Tree Synthesis
• Handling Multivoltage Designs
• Handling Multicorner-Multimode Designs
• Handling Hierarchical Designs
• Analyzing the Clock Trees
• Defining the Clock Trees
• Specifying Clock Tree Exceptions
• Handling Integrated Clock-Gating Cells
• Balancing Multiple Clocks
• Specifying the Clock Tree References
• Specifying Clock Tree Synthesis Options
• Specifying Clock Tree Optimization Options
• Inserting User-Specified Clock Trees
• Handling Existing Clock Trees
• Verifying the Clock Trees
• Implementing Clock Trees
• Implementing Clock Meshes
• Implementing Multisource Clock Trees
• Analyzing the Clock Tree Results
• Fine-Tuning the Clock Tree Synthesis Results
• Analyzing and Refining the Design
Routing using Zroute
• Zroute Features
• Basic Zroute Flow
• Prerequisites for Routing
• Creating Design-Specific Via Masters
• Checking Routability
• Setting Routing Constraints
• Setting Routing Options
• Routing Clock Nets
• Routing Critical Nets
• Routing Secondary Power and Ground Pins
• Routing Signal Nets
• Performing Focal Optimization
• Performing Final Stage Leakage-Power Recovery
• Performing ECO Routing
• Cleaning Up Routed Nets
• Saving the Routing Information
• Analyzing the Routing Results
• Routing Nets and Buses in the GUI
• Postroute RC Extraction
Chip Finishing and Design for Manufacturing
• Overview
• Inserting Tap Cells
• Finding and Fixing Antenna Violations
• Inserting Redundant Vias
• Optimizing Wire Length and Via Count
• Reducing Critical Areas
• Shielding Nets
• Inserting Filler Cells
• Inserting Metal Fill







点赞

全部作者的其他最新日志

评论 (0 个评论)

facelist

您需要登录后才可以评论 登录 | 注册

  • 关注TA
  • 加好友
  • 联系TA
  • 0

    周排名
  • 0

    月排名
  • 0

    总排名
  • 0

    关注
  • 2

    粉丝
  • 1

    好友
  • 0

    获赞
  • 0

    评论
  • 657

    访问数
关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-18 10:20 , Processed in 0.025297 second(s), 14 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
返回顶部