http://vlsi.pro/sva-basics-bind/ 转帖 SVA Basics: Bind System Verilog Assertions Binding SVA module to design can be done using system verilog bind statement. This is semantically equivalent to instantiation of SVA module. The bind directive can be specified in a module, interfa ...