在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
分享 chatGPT回答如何设计高线性度功放的问题
xiexie57 2023-9-6 17:27
chatGPT 3.5 Designing a high-linearity power amplifier (PA) involves several key considerations and design steps. High linearity is crucial in applications such as wireless communication systems to minimize distortion and maintain signal integrity. Here is a general outline of the steps involved ...
288 次阅读|0 个评论
分享 tsmc corner 解释
xiexie57 2019-10-31 15:00
WC:worst case slow,低电压,高温度,慢工艺 - 一般情况下 delay最大,setup 差。 WCL:worst case low-temperature,低电压,低温度,慢工艺 - 温度反转效应时delay最大,setup差。 LT:即low-temperature,也叫bc(best case fast),高电压,低温度,快工艺 - 一般情况下 delay最小,hold差。 ML:ma ...
4491 次阅读|1 个评论 热度 1
分享 Low Power Techniques – A slide show
xiexie57 2019-10-31 14:49
大神共65张投影片,解说得很好 https://www.slideshare.net/shavakmm/lowpowerseminar810 一个测试范例的综合品质成果(QoR)。 附 简单 中文翻译的解说: 1) What are High-Vt and Low-Vt cells? Ans: Hvt cells are MOS devices with less leakage due to high Vt but they have higher d ...
1078 次阅读|0 个评论
分享 standard cell中的tracks是什么意思? [What are standard cell tracks?]
xiexie57 2019-10-31 14:43
standard library datasheet看到叙述library feature code中有说到: HD (High Density) --- 7-track HP (High Performance) --- 10-track, however, for N90 libraries, HD = 9-track UHP (Ultra High Performance) --- 11-track 什么是7/8/9/10/11/12-track? OR T*** 40nm CMOS Low Power (AL_RDL SALICIDE ...
4754 次阅读|0 个评论
关闭

站长推荐 上一条 /1 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-27 08:17 , Processed in 0.016556 second(s), 3 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
返回顶部