// control pins: // input: reset_n - active low reset // input: clock - master clock input // input port pins: // input: frame_n - must be active during whole input packet // input: valid_n - valid data input // input: di - the data input // output: busy_n - tells input that ...