vivado warning, wire信号陷入循环赋值。 解决:检查赋值或改为reg类型。 同样的问题会引起modelsim出错: this error usually indicates that ModelSim is stuck in an infinite loop. In VHDL, this can happen when a signal is placed in the sensitivity list and this signal is changed in the process. The sig ...