注册 登录
ET创芯网论坛(EETOP) 返回首页

imicman的个人空间 http://blog.eetop.cn/?1518355 [收藏] [复制] [分享] [RSS]

日志

compilation and elaboration

已有 338 次阅读2016-6-23 21:36 |个人分类:验证杂谈


Compilation is the process of reading in SystemVerilog source code, decrypting encrypted code,and analyzing the source code for syntax and semantic errors. 

Elaboration is the process of binding together the components that make up a design. These components can include module instances,program instances,interface instances,checker instances,primitive instances,and the top
level of the design hierarchy. Elaboration occurs after parsing the source code and before simulation; and it involves expanding instantiations,computing parameter values,resoving hierarchical names,establishiing net connectivity and in general preparing the design for simulation.

评论 (0 个评论)

facelist

您需要登录后才可以评论 登录 | 注册

关闭

站长推荐上一条 /2 下一条

小黑屋|手机版|Archiver|ET创芯网 ( 京ICP备:10050787号 京公网安备:110105001212 )

GMT+8, 2019-4-25 08:16 , Processed in 0.036918 second(s), 11 queries , Redis On.

Powered by Discuz! X3.4

© 2001-2017 Comsenz Inc.

返回顶部