

8Mbit Full CMOS RAM

FEATURES

- Process Technology : Full CMOS
- Organization : 512K x 16
- Power Supply Voltage : 2.7~3.3V
- Three state output and TTL Compatible
- Package Type: 48-FBGA-6.00x8.00 mm
- Separated I/O power(VCCQ) & Core Power(VCC)
- Automatic power-down when deselected


DESCRIPTION

This device is a full COMS SRAM which uses DRAM type memory cells, but this device has refresh-free operation and extreme low power consumption technology. Furthermore the inter-face is compatible to a low power Asynchronous type SRAM.

PRODUCT FAMILY

Product Family	Operating Temperature	Operating Voltage (V)			Speed	Power Dissipation					
		Min. Typ. Max.				ICC1		ICC2		ISB1 (CMOS Standby Current)	
						f = 1MHz		f = fmax			
						Typ.	Max.	Typ.	Max.		
EMI108NA16LM-70I	Industrial (-40~85°C)	2.7	3.0	3.3	70ns	1.5mA	3mA	15mA	25mA	30uA	70uA


PIN DESCRIPTION



48-FBGA : Top View(Ball Down)

Name	Function	Name	Function
CS2	Chip Select Input	VCC	Core Power
/CS1	Chip Select Input	VCCQ	I/O Power
/OE	Output Enable Input	VSS	Ground
/WE	Write Enable Input	/UB	Upper Byte(I/O9~16)
A0~A18	Address Inputs	/LB	Lower Byte(I/O 1~8)
I/O1~I/O16	Data Inputs/Outputs	DNU	Do Not Use

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

/CS1	CS2	/OE	/WE	/LB	/UB	I/O1-8	I/O9-16	Mode	Power
H	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	High-Z	High-Z	Deselect/Power-down	Standby
X ⁽¹⁾	L	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	High-Z	High-Z	Deselect/Power-down	Standby
X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	H	H	High-Z	High-Z	Deselect/Power-down	Standby
L	H	H	H	L	X ⁽¹⁾	High-Z	High-Z	Output Disabled	Active
	H	H	H	X ⁽¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Dout	High-Z	Lower Byte Read	Active
				H	L	High-Z	Dout	Upper Byte Read	Active
				L	L	Dout	Dout	Word Read	Active
		X ⁽¹⁾	L	L	H	Din	High-Z	Lower Byte Write	Active
				H	L	High-Z	Din	Upper Byte Write	Active
				L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-0.2 to Vcc+0.3V	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 3.6	V
Power Dissipation	Pd	1.0	W
Storage temperature	TSTG	-65 to 150	°C
Operating Temperature	TA	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for Industrial periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS⁽¹⁾

Item	Symbol	Min	Max	Unit
Supply voltage	VCC	2.7	3.3	V
I/O operating voltage	VCCQ	2.7	3.3	V
Ground	VSS	0	0	V
Input high voltage	VIH	0.8VCCQ	VCC+0.2 ⁽²⁾	V
Input low voltage	VIL	-0.2 ⁽³⁾	0.2VCCQ	V

Note :

1. TA=-40 to 85°C, otherwise specified.

2. Overshoot : Vcc+1.0V in case of pulse widths≤20ns.

3. Undershoot : -1.0V in case of pulse widths≤20ns.

4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, T_A=25°C)


Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	8	pF

1. Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ	Max	Unit
Input leakage current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-1	-	1	uA
Output leakage current	I _{LO}	/CS1=V _{IH} , CS2=V _{IH} , /OE=V _{IH} or /WE=V _L , V _{IO} =V _{SS} to V _{CC}	-1	-	1	uA
Average operating current	I _{CC1}	Cycle time=1us, 100%duty, I _{IO} =0mA, /CS1≤0.2V, CS2=V _{IH} , V _{IN} ≤0.2V or V _{IN} ≥V _{CC} -0.2V	-	1.5	3	mA
	I _{CC2}	Cycle time=Min, I _{IO} =0mA, 100% duty, /CS1=V _L , CS2=V _{IH} , V _{IN} =V _L or V _{IH}	-	15	25	mA
Output low voltage	V _{OL}	I _{OL} =0.5mA			0.2V _{CCQ}	V
Output high voltage	V _{OH}	I _{OH} =-0.5mA	0.8V _{CCQ}			V
Standby Current(TTL)	I _{SB}	/CS1=V _{IH} , CS2=V _{IH} , Other inputs=V _{IH} or V _L	-	-	0.3	mA
Standby Current(CMOS)	I _{SB1}	/CS1≥V _{CC} -0.2V, CS2≤0.2V, Other inputs=0~V _{CC}	-	-	70	uA


AC Input/Output Reference Waveform



NOTE:

1. AC test inputs are driven at VCCQ for a logic 1 and VSS for a logic 0. Input rise and fall times (10% to 90%) < 1.6ns.
2. Input timing begins at VCCQ/2.
3. Output timing ends at VCCQ/2.

AC Output Load Circuit



AC CHARACTERISTICS(VCC=2.7V~3.3V, Industrial product : T_A=-40 to 85°C)


Parameter List		Symbol	70ns		Units
			Min	Max	
Read	Read Cycle Time	t _{RC}	70	20K	ns
	Address Access Time	t _{AA}	-	70	ns
	Chip Select to Output	t _{CO}	-	70	ns
	Output Enable to Valid Output	t _{OE}	-	25	ns
	/UB, /LB Access Time	t _{BA}	-	70	ns
	Chip Select to Low-Z Output	t _{LZ}	10	-	ns
	/UB, /LB Enable to Low-Z Output	t _{BLZ}	10	-	ns
	Output Enable to Low-Z Output	t _{OLZ}	5	-	ns
	Chip Disable to High- Z Output	t _{HZ}	0	5	ns
	/UB, /LB Disable to High- Z Output	t _{BHZ}	0	5	ns
	Output Disable to High- Z Output	t _{OHZ}	0	5	ns
	Output Hold from Address Change	t _{OH}	5	-	ns
Write	Write Cycle Time	t _{WC}	70	20K	ns
	Chip Select to End of Write	t _{CW}	55	-	ns
	Address Set-up Time	t _{AS}	0	-	ns
	Address Valid to End of Write	t _{AW}	55	-	ns
	/UB, /LB Valid to End of Write	t _{BW}	55	-	ns
	Write Pulse Width	t _{WP}	50	-	ns
	Write Recovery Time	t _{WR}	0	-	ns
	Write to Output High-Z	t _{WHZ}	0	5	ns
	Data to Write Time Overlap	t _{DW}	20	-	ns
	Data Hold from Write Time	t _{DH}	0	-	ns
	End Write to Output Low-Z	t _{OW}	5	-	ns
/CS1 High Pulse Width ¹⁾		t _{CP}	10	-	ns

1. /CS1 High Pulse Width is defined by /CS1 or (/UB and /LB) because /UB & /LB can make standby mode when /UB=High and /LB=High.


Power Up Sequence

1. Apply Power
2. Maintain stable power for a minimum of 200us with /CS1=VIH

Timing Waveform of Power Up




Standby Mode State machines




Standby Mode Characteristics

Mode	Memory Cell Data	Standby Current(uA)	Wait Time(us)
Standby	Valid	70 (ISB1)	0

READ CYCLE (1) (Address controlled, /CS1=/OE=V_{IL}, CS2=/WE=V_{IH}, /UB or/and /LB=V_{IL})




READ CYCLE (2) (CS2=/WE=V_{IH})




1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.
3. Do not access device with cycle timing shorter than tRC(tWC) for continuous periods > 20us.


WRITE CYCLE (1) (/WE controlled)




WRITE CYCLE (2) (/CS1 controlled)



WRITE CYCLE (3) (CS2 controlled)



WRITE CYCLE (4) (/UB, /LB controlled)



1. A write occurs during the overlap (t_{WP}) of low /CS1 and /WE. A write begins when /CS1 goes low and /WE goes low with asserting /UB or /LB for single byte operation or simultaneously asserting /UB and /LB for double byte operation. A write ends at the earliest transition when /CS1 goes high and /WE goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the /CS1 going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as /CS1 or /WE going high.
5. Do not access device with cycle timing shorter than $t_{RC}(t_{WC})$ for continuous periods > 20us.

PACKAGE DIMENSION

Unit : millimeters

48 BALL FINE PITCH BGA(0.75mm ball pitch)

